This webinar, May 26 3PM, will discuss the different design variables that can affect DDR design margin, and show how board and system designers can use HyperLynx pre-layout simulation to develop layout rules will optimize design margins and minimize cost.